

U.S. PAT. & TM. OFF.

IMAGE INPUT
SIGNAL LINE
112

PIXEL SOURCE SIGNAL LINE SIDE
DRIVING CIRCUIT 115

FIXED POTENTIAL
LINE 114

PIXEL GATE SIGNAL LINE SIDE
DRIVING CIRCUIT 116

SENSOR VERTICAL DRIVING CIRCUIT 118




Fig. 1

Fig. 2

005420264500





Fig. 3



SENSOR PORTION B

PIXEL PORTION A




Fig. 6(A)




Fig. 6(B)




Fig. 6(C)




Fig. 6(D)

20240606-0700

SENSOR PORTION B

PIXEL PORTION A




Fig. 7(A)




Fig. 7(B)





Fig. 7(c)


FORMATION OF UNDERLYING FILM / AMORPHOUS SEMICONDUCTOR FILM

Fig. 8(A)




CRYSTALLIZATION STEP

Fig. 8(B)




FORMATION OF ISLAND-LIKE SEMICONDUCTOR LAYER / GATE INSULATING FILM

Fig. 8(C)



FORMATION OF HEAT-RESISTANT CONDUCTOR LAYER

Fig. 8(D)



FORMATION OF GATE ELECTRODE

Fig. 9(A)




Fig. 9(B) n⁺ DOPING STEP




Fig. 9(C) n⁺ DOPING STEP








Fig. 9(D) p⁺ DOPING STEP









112 IMAGE INPUT SIGNAL LINE

PIXEL SOURCE SIGNAL LINE SIDE
DRIVING CIRCUIT 115

FIXED POTENTIAL LINE 114

PIXEL GATE SIGNAL LINE SIDE
DRIVING CIRCUIT 116

SENSOR VERTICAL DRIVING CIRCUIT 118




Fig.14